Junior Physical Design Engineer

asteralabs· ASIC Engineering
Apply Now ↗
📍 Tel Aviv-Yafo, Tel Aviv District, Israel

About this role

Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com.

Role Overview

Astera Labs is establishing a strategic R&D center in Israel to drive the development of complex semiconductor chips that solve the critical 'data bottlenecks' enabling the future of AI at scale. As we expand our presence in Israel, we're seeking a visionary Junior Physical Design Engineer to help build our local engineering powerhouse from the ground up. This is a unique opportunity to take on meaningful product ownership in a new site, defining the backend execution and methodologies for chips that power the world's largest AI clusters.

As a Junior Physical Design Engineer, you will be a key architect of our silicon's physical reality. You won't just execute a flow—you will help establish our local execution culture and technical standards, owning the transformation of complex logic into high-performance silicon. You will drive the physical implementation journey from synthesis through signoff, ensuring our connectivity solutions meet the extreme performance, power, and area targets required for next-generation AI infrastructure. If you thrive on solving complex challenges in deep-submicron processes and want to shape the backend methodology for AI infrastructure connectivity, this is your opportunity.

Key Responsibilities

  • Physical Implementation & Execution

    • Be part of the founding Backend team in Israel, playing a critical role in establishing local execution culture and technical standards
    • Take full responsibility for physical implementation journey including Synthesis, Floorplanning, Place & Route, and Clock-Tree Synthesis (CTS)
    • Own macro-level implementation with deep hands-on experience in floorplanning and complex routing

  • Signoff & Design Integrity

    • Drive final stages of design integrity, owning Timing signoff (STA), Physical Verification (DRC/LVS), and Reliability analysis (EMIR)
    • Ensure first-pass silicon success through rigorous signoff flows and analysis
    • Apply Logic Equivalence Checking (LEC) and other verification techniques to guarantee design correctness

  • Methodology Development & Cross-Functional Collaboration

    • Participate in defining and refining Backend methodologies with autonomy to improve workflows and tool automation
    • Work closely with Architecture, Design, and DFT teams to navigate challenges of advanced process nodes and high-speed connectivity
    • Leverage scripting and automation to make engineering environment faster and more robust

Basic Qualifications

  • Bachelor’s degree in Electrical Engineering or a related technical field
  • Foundational understanding of the RTL-to-GDS flow, with academic or internship exposure to areas such as floorplanning, placement, and routing
  • Familiarity with advanced process technologies (e.g., 7nm and below) through coursework or hands-on projects
  • Basic experience with signoff methodologies and tools, including STA, Logic Equivalence Checking (LEC), DRC, and EMIR analysis
  • Working knowledge of TCL or Python scripting for simple automation and support of EDA tool flows

Preferred Qualifications

  • Experience with full-chip level implementation and integration
  • Knowledge of Power and Noise analysis (SI/PI) to optimize high-performance silicon
  • Familiarity with Design-for-Test (DFT) requirements and their impact on physical layout
  • Experience with industry-standard EDA tools (Synopsys Fusion Compiler/ICC2, Cadence Innovus)
  • Background in high-speed interface designs or connectivity protocols

We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.

Frequently Asked Questions

Is the salary disclosed for the Junior Physical Design Engineer position at asteralabs?
The salary for this Junior Physical Design Engineer role at asteralabs is not publicly listed. Click "Apply Now" to learn more about the compensation package on their official careers page.
Where is the Junior Physical Design Engineer position at asteralabs located?
This Junior Physical Design Engineer role at asteralabs is based in Tel Aviv-Yafo, Tel Aviv District, Israel. The position is listed as on-site or hybrid. Check the full job description or apply directly to confirm the work arrangement.
Which team or department does the Junior Physical Design Engineer at asteralabs belong to?
This Junior Physical Design Engineer position is part of the ASIC Engineering department at asteralabs. See the full job description for more information about the team structure and responsibilities.
How do I apply for the Junior Physical Design Engineer position at asteralabs?
Click the "Apply Now" button on this page. You will be redirected to asteralabs's official application portal hosted on greenhouse where you can submit your application directly.
When was the Junior Physical Design Engineer job at asteralabs posted?
This Junior Physical Design Engineer position at asteralabs was posted on Jun 15, 2026. Apply as soon as possible — early applications are often reviewed first.
Junior Physical Design Engineer
asteralabs
Apply for this role ↗

You'll be redirected to asteralabs's official application page on Greenhouse.